Freeform Search

Database:	US Patents Full-Text Database US Pre-Grant Publication Full-Text Database JPO Abstracts Database EPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins
Term:	(microprocessor\$ same memory\$ same clock\$ same fabricat\$ same substrate\$) ▼
Display: Generate:	Documents in Display Format: KWIC Starting with Number 1 Hit List Hit Count Side by Side Image
	Search Clear Help Logout Interrupt
	Main Menu Show S Numbers Edit S Numbers Preferences Cases

Search History

DATE: Friday, September 06, 2002 Printable Copy Create Case

Set Name Query		Hit Count	<u>Set Name</u>
side by sid	e		result set
DB=U	SPT; PLUR=YES; OP=ADJ		
<u>L3</u>	(microprocessor\$ same memory\$ same clock\$ same fabricat\$ same substrate\$)	5	<u>L3</u>
<u>L2</u>	L1 and (microprocessor\$ same memory\$ same clock\$ same fabricat\$ same substrate\$)	0	<u>L2</u>
<u>L1</u>	(integrate\$ adj circuit).ab.	25916	<u>L1</u>

END OF SEARCH HISTORY

Set Name Side by side		Hit Count S	Set Name result set
DB=U	SPT; PLUR=YES; OP=ADJ		
<u>L4</u>	13 and (memory with latch\$)	3	<u>L4</u>
<u>L3</u>	(microprocessor\$ same memory\$ same clock\$ same fabricat\$ same substrate\$)	5	<u>L3</u>
<u>L2</u>	L1 and (microprocessor\$ same memory\$ same clock\$ same fabricat\$ same substrate\$)	0	<u>L2</u>
<u>L1</u>	(integrate\$ adj circuit).ab.	25916	<u>L1</u>

END OF SEARCH HISTORY

Generate Collection

L3: Entry 1 of 5

File: /USPT

May 29, 2001

DOCUMENT-IDENTIFIER: US 6239510 B1

TITLE: Reduced impact power up/down mode in electrical circuits

Brief Summary Text (4):

Most electrical circuits produced today are <u>fabricated</u> on a single <u>substrate</u> known as an integrated circuit (IC) chip. These IC chips are often interconnected via further <u>substrates</u>, such as printed circuit boards. The IC chips are typically connected to each other by metal traces formed on the surface of the circuit boards. The IC chips may include active devices such as logic circuitry or <u>memory</u> cells. The plurality of IC chips on the circuit board are typically controlled by a <u>microprocessor</u> or central processing unit (CPU) which may or may not be disposed on the board. The circuit board also usually includes a <u>clock</u> generator and a voltage source, both of which may alternatively be located off circuit board. The <u>clock</u> generator and the voltage source produce signals which are applied to the <u>IC</u> chips to make them operate. The IC chips along with the CPU and other associated discrete circuit elements form a circuit device for effecting a particular task.

Generate Collection

L3: Entry 5 of 5

File: USPT

Sep 20, 1983

DOCUMENT-IDENTIFIER: US 4406013 A

TITLE: Multiple bit output dynamic random-access memory

Detailed Description Text (4):

In its presently preferred embodiment, the described <u>memory</u> is realized as a 4K.times.8 array, disposed on a silicon <u>substrate</u> with all peripheral circuits such as buffers, decoders, etc. The <u>memory is fabricated</u> with n-channel MOS field-effect transistors employing double layers of polycrystalline silicon. A single power supply of +5 volts is used, with on-chip generation of a <u>substrate</u> biasing potential of approximately -3 volts. The <u>memory</u> consumes approximately 250 milliwatts when active and 50 milliwatts in stand-by modes. Typical access time is 200 ns, making the <u>memory</u> compatible with the 8 MHz <u>clock</u> rate of commercial <u>microprocessors</u> such as the Intel 8086.



Generate Collection

L3: Entry 2 of 5

File: USPT

Dec 12, 2000

DOCUMENT-IDENTIFIER: US 6161167 A

TITLE: Fully associate cache employing LRU groups for cache replacement and

mechanism for selecting an LRU group

Detailed Description Text (5):

Generally speaking, microprocessor 10 includes an L0 cache 26 for providing load memory operation data or receiving store memory operation data during a clock cycle in which execute units 18 provide the address corresponding to the memory operation. L0 cache 26 is relatively small as compared to data cache 14. For example, L0 cache 26 may comprise between 32 and 64 cache line storage locations as compared to 1024 cache line storage locations in data cache 14, according to one embodiment. Other embodiments may include more or fewer cache line storage locations. Due to its relatively small size, L0 cache 26 may be physically located near execute units 18 upon a semiconductor substrate upon which microprocessor 10 is fabricated. Interconnect delay between L0 cache 26 and execute units 18 may thereby be lessened. Furthermore, the small size of L0 cache 26 engenders a relatively low cache latency. Advantageously, overall cache latency (and load to use penalties) may be reduced when a hit in L0 cache 26 is detected.

Generate Collection

L3: Entry 3 of 5

File: USPT

Oct 15, 1985

DOCUMENT-IDENTIFIER: US 4547867 A

TITLE: Multiple bit dynamic random-access memory

Detailed Description Text (4):

In its presently preferred embodiment, the described <u>memory</u> is realized as a 4K.times.8 array, disposed on a silicon <u>substrate</u> with all peripheral circuits such as buffers, decoders, etc. The <u>memory is fabricated</u> with n-channel MOS field-effect transistors employing double layers of polycrystalline silicon. A single power supply of +5 volts is used, with on-chip generation of a <u>substrate</u> biasing potential of approximately -3 volts. The <u>memory</u> consumes approximately 250 milliwatts when active and 50 milliwatts in stand-by modes. Typical access time is 200 ns, making the <u>memory</u> compatible with the 8 MHz <u>clock</u> rate of commercial <u>microprocessors</u> such as the Intel 8086.

Generate Collection

L3: Entry 4 of 5

File: USPT

Jun 5, 1984

DOCUMENT-IDENTIFIER: US 4453237 A

TITLE: Multiple bit output dynamic random-access memory

Detailed Description Text (4):

In its presently preferred embodiment, the described memory is realized as a 4K.times.8 array, disposed on a silicon substrate with all peripheral circuits such as buffers, decoders, etc. The memory is fabricated with n-channel MOS field-effect transistors employing double layers of polycrystalline silicon. A single power supply of +5 volts is used, with on-chip generation of a substrate biasing potential of approximately -3 volts. The memory consumes approximately 250 milliwatts when active and 50 milliwatts in stand-by modes. Typical access time is 200 ns, making the memory compatible with the 8 MHz clock rate of commercial microprocessors such as the Intel 8086.

Generate Collection

Print

Search Results - Record(s) 1 through 3 of 3 returned.

☐ 1. Document ID: US 4547867 A

L4: Entry 1 of 3

File: USPT

Oct 15, 1985

latch

DOCUMENT-IDENTIFIER: US 4547867 A

TITLE: Multiple bit dynamic random-access memory

Detailed Description Text (4):

In its presently preferred embodiment, the described memory is realized as a 4K.times.8 array, disposed on a silicon substrate with all peripheral circuits such as buffers, decoders, etc. The memory is fabricated with n-channel MOS field-effect transistors employing double layers of polycrystalline silicon. A single power supply of +5 volts is used, with on-chip generation of a substrate biasing potential of approximately -3 volts. The memory consumes approximately 250 milliwatts when active and 50 milliwatts in stand-by modes. Typical access time is 200 ns, making the memory compatible with the 8 MHz clock rate of commercial microprocessors such as the Intel 8086.

Detailed Description Text (11):

The internal data/address bus 28, in addition to being coupled to the gates 30 and 31, is coupled to the data-out buffers 26, the data-in buffers 25 and the row address latches 24. This bus also couples the address signals A.sub.0 -A.sub.5 (and A.sub.12 if A.sub.0 is not used for an address) to the row decoders. The column address latches 23 are coupled through the bus 27 to the column decoders 16 and 17. The other control signals associated with the memory are coupled either to the arbitration, refresh logic, timing and control means 33 or to the latches 37.

Full Title Citation Front Review Classification D	late Reference Sequences Attachments Claims KVI	MC Draw Desc Image
☐ 2. Document ID: US 4453237	7 A	•
L4: Entry 2 of 3	File: USPT	Jun 5, 1984

DOCUMENT-IDENTIFIER: US 4453237 A

TITLE: Multiple bit output dynamic random-access memory

Detailed Description Text (4):

In its presently preferred embodiment, the described memory is realized as a 4K.times.8 array, disposed on a silicon substrate with all peripheral circuits such as buffers, decoders, etc. The memory is fabricated with n-channel MOS field-effect transistors employing double layers of polycrystalline silicon. A single power supply of +5 volts is used, with on-chip generation of a substrate biasing potential of approximately -3 volts. The memory consumes approximately 250 milliwatts when active and 50 milliwatts in stand-by modes. Typical access time is 200 ns, making the memory compatible with the 8 MHz clock rate of commercial microprocessors such as the Intel 8086.



Detailed Description Text (11):

The internal data/address bus 28, in addition to being coupled to the gates 30 and 31, is coupled to the data-out buffers 26, the data-in buffers 25 and the row address latches 24. This bus also couples the address signals A.sub.0 -A.sub.5 (and A.sub.12 if A.sub.0 is not used for an address) to the row decoders. The column address latches 23 are coupled through the bus 27 to the column decoders 16 and 17. The other control signals associated with the memory are coupled either to the arbitration, refresh logic, timing and control means 33 or to the latches 37.

Full Title | Citation | Front | Review | Classification | Date | Reference | Sequences | Attachments | Claims | KMMC | Draw Desc | Image |

☐ 3. Document ID: US 4406013 A

L4: Entry 3 of 3

File: USPT

Sep 20, 1983

DOCUMENT-IDENTIFIER: US 4406013 A

TITLE: Multiple bit output dynamic random-access memory

Detailed Description Text (4):

In its presently preferred embodiment, the described memory is realized as a 4K.times.8 array, disposed on a silicon substrate with all peripheral circuits such as buffers, decoders, etc. The memory is fabricated with n-channel MOS field-effect transistors employing double layers of polycrystalline silicon. A single power supply of +5 volts is used, with on-chip generation of a substrate biasing potential of approximately -3 volts. The memory consumes approximately 250 milliwatts when active and 50 milliwatts in stand-by modes. Typical access time is 200 ns, making the memory compatible with the 8 MHz clock rate of commercial microprocessors such as the Intel 8086.

Detailed Description Text (11):

The internal data/address bus 28, in addition to being coupled to the gates 30 and 31, is coupled to the data-out buffers 26, the data-in buffers 25 and the row address latches 24. This bus also couples the address signals A.sub.0 -A.sub.5 (and A.sub.12 if A.sub.0 is not used for an address) to the row decoders. The column address latches 23 are coupled through the bus 27 to the column decoders 16 and 17. The other control signals associated with the memory are coupled either to the arbitration, refresh logic, timing and control means 33 or to the latches 37.

Full Title Citation Front Review Classification Date Reference Sequences Attachments

KMC Draw Desc Image

Generate Collection

Print



Term	Documents
MEMORY.USPT.	373633
MEMORIES.USPT.	75998
MEMORYS.USPT.	118
LATCH\$	0
LATCH.USPT.	144055
LATCHA.USPT.	5
LATCHAB.USPT.	1
LATCHABILITY.USPT.	29
LATCHABLE.USPT.	1879
LATCHABLE-UNLATCHABLE.USPT.	1
LATCHABLE/UNLATCHABLE.USPT.	1
(L3 AND (MEMORY WITH LATCH\$)).USPT.	3

There are more results than shown above. Click here to view the entire set.

Display Format: KWIC

Change Format

Previous Page

Next Page